### This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

### Notice of References Cited Application/Control No. 09/759,414 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination LI, ZHE Page 1 of 6

### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,983,008	11-1999	Kumashiro et al.	716/6
	В	US-5,910,897	06-1999	Dangelo et al.	716/19
	С	US-5,469,367	11-1995	Puri et al.	716/18
	D	US-5,923,569	07-1999	Kumashiro et al.	716/7
	Ε	US-5,752,000	05-1998	McGeer et al.	703/14
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			W 1 (1874)
	L	US-			
	М	US-			

### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0					
	Р					
	Ø	,				
	R					
	S					
	Т					

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	u	Huang-S.Y. et al. "AutoFix: A Hybrid Tool for Automatic Logic Rectification" IEEE September 1999, pp. 1376-1384
	V	Huang-S.Y. "ErrorTracer: Design Error Diagnosis based on Fault Simulation Techniques" IEEE September 1999 pp.1341-1352
	w	Lin-C.C. et al. "Logic Synthesis for Engineering Change" IEEE March 1999, pp.282-292.
	x	Huang-S.Y. et al. "Fault Simulation based Design Error Diagnosis for Sequential Circuits" ACM June 1998, pp.632-637

## Notice of References Cited Application/Control No. 09/759,414 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination LI, ZHE Art Unit Page 2 of 6

### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					·
	s				·	
	Т					

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Veneris et al. "A Fast Algorithm for Locating and Correcting Simple Design Errors in VLSI Digital Circuits" IEEE April 1997, pp. 45-50
	٧	Huang et al. Incremental Logic Rectification" IEEE April 1997, pp.143-149.
	w	Huang et al. "ErrorTracer: A Fault Simulation-based Approach to Design Error Diagnosis" November 1997. pp.974-981.
	х	Lin-C.C et al. "Logic Synthesis for Engineering Change. ACM June 1995. pg.647-652.

### Notice of References Cited Application/Control No. O9/759,414 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination LI, ZHE Art Unit Page 3 of 6

### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ŀ	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

### FOREIGN PATENT DOCUMENTS

			·	•		
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	a					
	R					
	s					
	Т					

### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U-	Reddy et al. "On Correction of Multiple Design Errors" IEEE February 1995. pp.255-264.
	٧	Reddy et al. "On Error Correction in Macro-based Circuits" ACM November 1994 pg. 568-574.
	w	Brand et al., "Incremental Synthesis" ACM November 1994, pp.14-18
	x	Kuehlmann et al., "Error Diagnosis for Transistor-Level Verification" ACM June 1994, pp.218-224.

### Notice of References Cited Application/Control No. 09/759,414 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination LI, ZHE Page 4 of 6

### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	K	US-			
	L	US-			
	М	US-			

### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Pomeranz et al., "A Method for Diagnosing Implementations Errors in Synchronous Sequential Circuits and its Implications on Synthesis" September 1993, pp.252-258.
	٧	Fujita et al., "Methods of Automatic Design Error Correction in Sequential Circuits" IEEE September 1993. pp.76-80.
	w	Chung et al." Diagnosis and Correction of Logic Design Errors in Digital Circuits" IEEE June 1993, pp.503-508.
	x	Kuo et al., "Locating Logic Design Errors via Test Generation and Don't-Care Propagation" IEEE September 1992, pp.466-471.

## Notice of References Cited Application/Control No. O9/759,414 Examiner Thomas H. Stevens Applicant(s)/Patent Under Reexamination LI, ZHE Art Unit Page 5 of 6

### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	O	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-	,		
	1	US-		-	
	J	US-			
	к	US-			
	L	US-			
	М	US-			

### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Ø					
	R					
	S					
	Т					

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Chung et al., "ACCORD: Automatic Catching and Correction of Logic Design Errors in Combination Circuits" IEEE October 1992, pp.747-751.
	٧	Wantanabe et al., "Incremental Synthesis for Engineering Changes" IEEE November 1991. pg. 40-43.
	w	Tomita et al., "An Algorithm for Locating Logic Design Errors" IEEE November 1990. pp.468-467.
	х	Liaw et al., "Efficient Automatic the Diagnosis and the Rectification of Design Errors with PRIAM" IEEE November 1989. pp. 30-33

# Notice of References Cited Application/Control No. 09/759,414 Examiner Thomas H. Stevens U.S. PATENT DOCUMENTS Applicant(s)/Patent Under Reexamination LI, ZHE Page 6 of 6 Page 6 of 6

### Document Number Country Code-Number-Kind Code Date Classification Name MM-YYYY US-Α US-В С US-D US-E US-US-F US-G US-Н 1 US-US-US-US-L

### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	σ					
	R					
	S					
	Т					·

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Madre et al., "Automating the Diagnosis and the Rectification of Design Errors with PRIAM" IEEE November 1989, pg.30-33
	٧	Tamura-K.A., "Locating Functional Errors in Logic Circuits" ACM June 1989, pg.185-191.
	w	
	х	

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

US-

Μ